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Chapter 1
Introduction
Microprocessors based on a single central processing unit (CPU) drove rapid
performance increases and cost reductions in computer applications for more
than two decades [1]. Most software developers have relied on the advances in
hardware to increase the speed of their applications; the same software simply
runs faster as each new generation of processors is introduced. This drive, how-
ever, has slowed since early ’00 due to energy-consumption and heat-dissipation
issues that have limited the increase of the clock frequency and the level of
productive activities that can be performed in each clock period within a sin-
gle CPU. Virtually all micro-processor vendors have switched to models where
multiple processing units, referred to as processor cores, are used in each chip
to increase the processing power. This switch has exerted a tremendous impact
on the software developer community [2]
Traditionally, the vast majority of software applications are written as se-
quential programs, leveraging the von Neumann model[3]. Historically, com-
puter users have become accustomed to the expectation that these programs
run faster with each new generation of microprocessors. Such expectation is
no longer strictly valid from this day onward. A sequential program will only
run on one of the processor cores, which will not become significantly faster
than those in use today. Without performance improvement, application de-
velopers will no longer be able to introduce new features and capabilities into
their software as new microprocessors are introduced, thus reducing the growth
opportunities of the entire computer industry.
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1.1 Parallel Programming
The applications software that will continue to enjoy performance improvement
with each new generation of microprocessors will be parallel programs, in which
multiple threads of execution cooperate to complete the work faster. This new,
dramatically escalated incentive for parallel program development has been re-
ferred to as the concurrency revolution [2]. The practice of parallel program-
ming is by no means new. The high-performance computing community has
been developing parallel programs for decades. These programs run on large-
scale, expensive computers[4]. Only a few elite applications can justify the use
of these expensive computers, thus limiting the practice of parallel programming
to a small number of application developers. Now that all new microprocessors
are parallel computers, the number of applications that must be developed as
parallel programs has increased dramatically.
1.2 GPU Computing
GPU computing is the use of a GPU (graphics processing unit) together with
a CPU to accelerate general-purpose scientific and engineering applications[5].
GPU computing has quickly become an industry standard, enjoyed by millions
of users worldwide and adopted by virtually all computer vendors. GPU com-
puting offers unprecedented application performance by oﬄoading compute-
intensive portions of the application to the GPU, while the remainder of the
code still runs on the CPU. CPU + GPU is a powerful combination because
CPUs consist of a few cores optimized for serial processing, while GPUs consist
of thousands of smaller, more efficient cores designed for data parallel perfor-
mance. GPUs are designed such that more transistors are devoted to data
processing rather than data caching and flow control[6], as illustrated in figure
1.1.
From the perspective of parallelism, applications are divided into two broad
categories: data-parallel applications and stream-parallel applications. Data
parallelism refers to the program property whereby identical computation on
parts of the input data is performed in parallel [1]. For instance, matrix-matrix
multiplication application can be considered as a data-parallel application. Let
M and N be the input matrices, and P be the output product matrix. Each
element of P is generated by performing a dot product between a row of M
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Figure 1.1: The GPU Devotes More Transistors to Data Processing
and a column of N. Thus, to compute the different elements of P, identical dot
product operations are performed in parallel. On the other hand, in stream-
parallel application parallelism comes from applying the same computation on
all the items appearing onto the application input stream. Image processing
applications fall in this category. The camera can be considered as an input
stream source and each image can be considered as a stream element.
1.3 Thesis Objective
The emergence of stream applications such as multimedia processing and net-
working made Stream processing to become increasingly important [7]. In a
stream programming model, computations are usually decomposed into stages
and input/output is partitioned into tasks where each task constitutes a stream
element. Input stream elements are then passed through stages a pipeline or are
sent to workers of a farm such that output stream items are computed. This has
the advantage of effectively using the inherent parallelism in the pipeline stages
or farm workers, i.e., the execution of the pipeline stages can be overlapped with
each other or the workers of the farm carry out the computation on different
stream elements in parallel and thus exploiting task parallelism. Subsequent
chapters discuss this concept in detail.
Commonly GPUs are used for data-parallel computation in such a way that
the input of the computation is oﬄoaded to the GPU and subsequently the
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computation is carried out. It is only after the completion of the computation
that the output data is collected back to the CPU. The primary objective of
the thesis is to investigate the suitability of GPUs for stream-parallel applica-
tions. The input stream for an application can come from an external source,
as presented in the previous paragraphs or can be generated from a single data,
by following a loop unrolling approach. A detailed treatment of these cases are
given in Chapter 3.
The rest of the thesis is organized as follows: Chapter 2 gives a background
about GPU computing and commonly used programming frameworks. It also
discusses the FastFlow[8] library and how structured stream-parallel applica-
tions are developed in FastFlow. Chapter 3 gives a detailed analysis of stream-
parallel computations and a possible implementation on a GPU, considering
different timing behaviour of applications when implemented on GPUs. Chap-
ter 4 discusses experimental results of the application types discussed in Chapter
3. Eventually Chapter 5 presents the conclusion along with a possible future
work that extends the topic discussed in this thesis. A list of the source codes
and the corresponding explanation of the sample applications considered for the
experiment is given in the appendix.
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Chapter 2
Background
In the previous chapter we have shortly introduced the motivation behind par-
allel programming and the two most common category of parallel computation.
In this chapter we will discuss GPU architectures in general, and NVIDIA GPU
architectures in particular. Along with this we will also discuss the most com-
monly used programming frameworks. Finally we will discuss the FastFlow[8]
library, elaborating how a programmer can incorporate it in his/her program.
This will give the background needed to appreciate the work relative to this
thesis, that targeting GPUs and using FastFlow as the programming framework
2.1 General-purpose computing on graphics pro-
cessing units
The modern GPU has developed mostly in the last fifteen years[9]. Prior to
that, graphics on desktop computers were handled by a device called a video
graphics array (VGA) controller. A VGA controller is simply memory controller
attached to some DRAM and a display generator[10]. It’s job is essentially to
receive image data, arrange it properly, and feed it to a video device, such as
a computer monitor. Over the 1990s, various graphics acceleration components
were being added to the VGA controller as semiconductor technology increased,
such as hardware components for rasterizing triangles, texture mapping, and
simple shading. And in 1999, NVIDIA released the GeForce 256, marketed as
the world’s first GPU. There were other graphics acceleration products on the
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market at the time (by NVIDIA itself, as well as other companies such as ATI,
and 3dfx), but this represented the first time the term GPU was used.
GPGPU (general purpose computing on graphics processing units) is a
methodology for high-performance computing that uses graphics processing
units to crunch data[11]. Graphics Processing Units (GPUs) are high-performance
many-core processors capable of very high computation and data throughput[12].
Once specially designed for computer graphics and difficult to program, todays
GPUs are general-purpose parallel processors with support for accessible pro-
gramming interfaces and industry-standard languages. GPU computing mo-
mentum is growing faster than ever before. Today, some of the fastest super-
computers in the world rely on GPUs to advance scientific discoveries[5]. De-
velopers who port their applications to GPUs often achieve speedups of orders
of magnitude vs. optimized CPU implementations.
2.2 Programming GPUs
There are multiple software development kit(SDK) and Application Program-
ming Interface(API) available for the programming of GPUs for general purpose
computation; for example OpenCL(Open Computing Language) and CUDA
(Compute Unified Device Architecture) are the most commonly used frameworks[11].
Selection of the right approach for accelerating a program depends on a num-
ber of factors, including which language is currently being using, portability,
supported software functionality, and other considerations depending on the
project[13].
OpenCL(Open Computing Language) is a framework for writing programs
that execute across heterogeneous platforms[14]. OpenCL provides many ben-
efits in the field of high-performance computing, and one of the most impor-
tant is portability[15]. OpenCL-coded routines, called kernels, can execute on
GPUs and CPUs from such popular manufacturers as Intel, AMD, Nvidia, and
IBM. Every vendor that provides OpenCL-compliant hardware also provides the
tools that compile OpenCL code to run on the hardware[16]. This means one
can write OpenCL routines once and compile them for any compliant device,
whether its a multicore processor or a graphics card. This is a great advantage
over regular high-performance computing, in which one has to learn vendor-
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specific languages to program vendor-specific hardware. There’s more to this
advantage than just running on any type of compliant hardware. OpenCL ap-
plications can target multiple devices at once, and these devices don’t have to
have the same architecture or even the same vendor. As long as all the devices
are OpenCL-compliant, the functions will run. This is impossible with regular
C/C++ programming, in which an executable can only target one device at a
time.
CUDA (Compute Unified Device Architecture) is a parallel computing plat-
form and programming model created by NVIDIA and implemented by the
graphics processing units (GPUs) that they produce [17]. CUDA-enabled graph-
ics processors operate as co-processors within the host computer[18]. This means
that each GPU is considered to have its own memory and processing elements
that are separate from the host computer. To perform useful work, data must
be transferred between the memory space of the host computer and CUDA
device(s).
2.3 Basic Units of CUDA
When programmed through CUDA, the GPU is viewed as a compute device ca-
pable of executing a very high number of threads in parallel[6]. It operates as a
coprocessor to the main CPU, or host. In other words, data-parallel, compute-
intensive portions of applications running on the host are off-loaded onto the
device. More precisely, a portion of an application that is executed many times,
but independently on different data, can be isolated into a function that is exe-
cuted on the device as many different threads. To that effect, such a function is
compiled to the instruction set of the device and the resulting program, called
a kernel, is downloaded to the device. Both the host and the device maintain
their own DRAM, referred to as host memory and device memory, respectively.
One can copy data from one DRAM to the other through optimized API calls
that utilize the devices high-performance Direct Memory Access (DMA) engines.
CUDA Architecture comprises of three basic parts, which help the program-
mer to effectively utilize the full computational capability of the graphics card
on the system. CUDA Architecture splits the device into grids, blocks and
threads in a hierarchical structure as shown in fig. 2.1. The batch of threads
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that executes a kernel is organized as a grid of thread blocks.
Figure 2.1: CUDA Architecture[19]
2.3.1 Thread Block
A thread block is a batch of threads that can cooperate together by efficiently
sharing data through some fast shared memory and synchronizing their exe-
cution to coordinate memory accesses[6]. More precisely, one can specify syn-
chronization points in the kernel, where threads in a block are suspended until
they all reach the synchronization point. Each thread is identified by its thread
ID, which is the thread number within the block. To help with complex ad-
dressing based on the thread ID, an application can also specify a block as a
two- or three-dimensional array of arbitrary size and identify each thread us-
ing a 2- or 3-component index instead. For a two dimensional block of size
(Dx, Dy), the thread ID of a thread of index (x, y) is (x + yDx) and for a
three-dimensional block of size (Dx, Dy, Dz), the thread ID of a thread of index
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(x, y, z) is (x + yDx + zDxDy).
2.3.2 Grid of Thread Blocks
There is a limited maximum number of threads that a block can contain. How-
ever, blocks that execute the same kernel can be batched together into a grid
of blocks, so that the total number of threads that can be launched in a single
kernel invocation is much larger. This comes at the expense of reduced thread
cooperation, because threads in different thread blocks from the same grid can-
not communicate and synchronize with each other. This model allows kernels to
efficiently run without recompilation on various devices with different parallel
capabilities: A device may run all the blocks of a grid sequentially if it has very
few parallel capabilities, or in parallel if it has a lot of parallel capabilities, or
usually a combination of both. Each block is identified by its block ID, which
is the block number within the grid. To help with complex addressing based on
the block ID, an application can also specify a grid as a two-dimensional array
of arbitrary size and identify each block using a 2-component index instead. For
a two-dimensional block of size (Dx, Dy), the block ID of a block of index (x, y)
is (x + yDx)
2.4 CUDA Memory Model
A thread that executes on the device has only access to the devices DRAM and
on-chip memory through the following memory spaces, as illustrated in Figure
2.2
• Read-write per-thread registers,
• Read-write per-thread local memory,
• Read-write per-block shared memory,
• Read-write per-grid global memory,
• Read-only per-grid constant memory,
• Read-only per-grid texture memory.
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Figure 2.2: CUDA Architecture[19]
The global, constant, and texture memory spaces can be read from or written
to by the host and are persistent across kernel calls by the same application.
The global, constant, and texture memory spaces are optimized for different
memory usages. Texture memory also offers different addressing modes, as well
as data filtering, for some specific data formats.[6].
2.5 CUDA device architecture and execution model
The device is implemented as a set of multiprocessors as illustrated in Figure
2.3. Each multiprocessor has a Single Instruction, Multiple Data architecture
(SIMD): At any given clock cycle, each processor of the multiprocessor executes
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the same instruction, but operates on different data[6]. Each multiprocessor has
on-chip memory of the four following types:
• One set of local 32-bit registers per processor,
• A parallel data cache or shared memory that is shared by all the processors
and implements the shared memory space,
• A read-only constant cache that is shared by all the processors and speeds
up reads from the constant memory space, which is implemented as a
read-only region of device memory,
• A read-only texture cache that is shared by all the processors and speeds
up reads from the texture memory space, which is implemented as a read-
only region of device memory.
The local and global memory spaces are implemented as read-write regions of
device memory and are not cached.
When considering CUDA architecture, one has to know the device’s compute
capability. The compute capability describes the features of the hardware and
reflects the set of instructions supported by the device as well as other specifi-
cations, such as the maximum number of threads per block and the number of
registers per multiprocessor[20]. Higher compute capability versions are super-
sets of lower (that is, earlier) versions, so they are backward compatible. The
compute capability is defined by a major revision number and a minor revision
number. Devices with the same major revision number are of the same core
architecture. The major revision number is 3 for devices based on the Kepler
architecture, 2 for devices based on the Fermi architecture, and 1 for devices
based on the Tesla architecture. The minor revision number corresponds to
an incremental improvement to the core architecture, possibly including new
features.
2.5.1 Execution Model
A grid of thread blocks is executed on the device by executing one or more
blocks on each multiprocessor using time slicing: Each block is split into SIMD
groups of threads called warps; each of these warps contains the same number of
threads, called the warp size, and is executed by the multiprocessor in a SIMD
fashion; a thread scheduler periodically switches from one warp to another to
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Figure 2.3: CUDA Architecture[19]
maximize the use of the multiprocessors computational resources. The way
a block is split into warps is always the same; each warp contains threads of
consecutive, increasing thread indices with the first warp containing thread 0. A
block is processed by only one multiprocessor, so that the shared memory space
resides in the on-chip shared memory leading to very fast memory accesses. A
multiprocessor can process several blocks concurrently by partitioning among
them the sets of registers and the shared memory. More precisely, the number
of registers available per thread is equal to the total number of registers per
multiprocessor divided by the number of concurrent threads rounded up to the
nearest multiple of 64, where the number of concurrent threads is equal to the
number of concurrent blocks multiplied by the number of threads per block. The
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issue order of the warps within a block is undefined, but their execution can be
synchronized to coordinate global or shared memory accesses. If the instruction
executed by the threads of a warp writes to the same location in global or shared
memory, the order of the writes is undefined. The issue order of the blocks within
a grid of thread blocks is undefined and there is no synchronization mechanism
between blocks, so threads from two different blocks of the same grid cannot
safely communicate with each other through global memory.
2.6 FastFlow
The host side code of all the experimental applications considered in this thesis
is written in C++ using the FastFlow parallel programming framework. Like-
wise, one can greatly benefit from using FastFlow in developing stream parallel
applications targeting GPUs. FastFlow is a parallel programming framework
for multi-core platforms based upon non-blocking lock-free/fence-free synchro-
nization mechanisms[8]. FastFlow has been designed to provide programmers
with efficient parallelism exploitation patterns suitable to implement (fine grain)
stream parallel applications. In particular, FastFlow has been designed
• to promote high-level parallel programming, and in particular skeletal
programming (i.e. pattern-based explicit parallel programming), and
• to promote efficient programming of applications for multi-core.
The whole programming framework has been incrementally developed ac-
cording to a layered design on top of Pthread/C++ standard programming
framework and targets shared memory multicore architectures. Figure 2.4 is
an illustration of this layered design.
A first layer, the Simple streaming networks layer, provides lock-free
Single Producers Single Consumer (SPSC) queues on top of the Pthread stan-
dard threading model. A second layer, the Arbitrary streaming networks
layer, provides lock-free implementations for Single Producer Multiple Con-
sumer (SPMC), Multiple Producer Single Consumer (MPSC) and Multiple Pro-
ducer Multiple Consumer (MPMC) queues on top of the SPSC implemented in
the first layer. Eventually, the third layer, the Streaming Networks Pat-
terns layer, provides common stream parallel patterns. The primitive patterns
include pipeline and farm. Simple specialization of these patterns may be used
to implement more complex patterns, such as divide and conquer, map and re-
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Figure 2.4: Layered FastFlow Design[8]
duce patterns.
Parallel application programmers are assumed to use FastFlow directly ex-
ploiting the parallel patterns available in the Streaming Network Patterns level.
In particular:
• defining sequential concurrent activities, by sub classing a proper FastFlow
class, the ff node class, and
• building complex stream parallel patterns by hierarchically composing se-
quential concurrent activities, pipeline patterns, farm patterns and their
specialized versions implementing more complex parallel patterns.
The ff node sequential concurrent activity abstraction provide suitable ways
to define a sequential activity processing data items appearing on a single input
channel and delivering the related results onto a single output channel. Partic-
ular cases of ff nodes may be simply implemented with no input channel or no
output channel. The former is used to install a concurrent activity generating
an output stream (e.g. from data items read from keyboard or from a disk file);
the latter to install a concurrent activity consuming an input stream (e.g. to
present results on a video or to store them on disk).
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The pipeline pattern may be used to implement sequences of streaming net-
works S1 → · · · → Sk with Sk receiving input from Sk−1 and delivering outputs
to Sk+1 . Si may be either a sequential activity or another parallel pattern. S1
must be a stream generator activity and Sk a stream consuming one.
The farm pattern models different embarrassingly (stream) parallel con-
structs. In its simplest form, it models a master/worker pattern with workers
producing no stream data items. Rather the worker consolidate results directly
in memory. More complex forms including either an emitter, or a collector of
both an emitter and a collector implement more sophisticated patterns:
• by adding an emitter, the user may specify policies, different from the
default round robin one, to schedule input tasks to the workers;
• by adding a collector, the user may use worker actually producing some
output values, which are gathered and delivered to the farm output stream.
Different policies may be implemented on the collector to gather data from
the worker and deliver them to the output stream.
In addition, a feedback channel may be added to a farm, moving output
results back from the collector (or from the collection of workers in case no
collector is specified) back to the emitter input channel. The feedback channel
may only be added to the farm/pipe at the root of the skeleton tree.
Specialized version of the farm may be used to implement more complex
patterns, such as:
• divide and conquer, using a farm with feedback loop and proper stream
items tagging (input tasks, subtask results, results)
• MISD (Multiple Instruction Single Data), (that is something computing
f1(xi); · · ·; fk(xi)
out of each xi appearing onto the input stream) pattern, using a farm with
an emitter implementing a broadcast scheduling policy
• map, using an emitter partitioning an input collection and scheduling one
partition per worker, and a collector gathering sub-partitions results from
the workers and delivering a collection made out of all these results to the
output stream.
It is worth pointing out that while using plain pipeline and farms (with or
without emitters and collectors) actually can be classified as “using skeletons”
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in a traditional skeleton based programming framework, the usage of specialized
versions of the farm streaming network can be more easily classified as “using
skeleton templates”[21], as the base features of the FastFlow framework are used
to build new patterns, not provided as primitive skeletons.
Concerning the usage of FastFlow to support parallel application develop-
ment on shared memory multicores, the framework provides two abstractions of
structured parallel computation:
• a “skeleton program abstraction” which is used to implement applica-
tions completely modelled according to the algorithmic skeleton concepts.
When using this abstraction, the programmer write a parallel application
by providing the business logic code, wrapped into proper ff node sub-
classes, a skeleton (composition) modelling the parallelism exploitation
pattern of the application and a single command starting the skeleton
computation and awaiting for its termination.
• an “accelerator abstraction” which is used to parallelize (and therefore
accelerate) only some parts of an existing application. In this case, the
programmer provides a skeleton (composition) which is run on the “spare”
cores of the architecture and implements a parallel version of the business
logic to be accelerated, that is the computing a given f(x). The skeleton
(composition) will have its own input and output channels. When an f(x)
has actually to be computed within the application, rather than writing
proper code to call to the sequential f code, the programmer may insert
code asynchronously “oﬄoading” x to the accelerator skeleton. Later on,
when the result of f(x) is to be used, some code “reading” accelerator
result may be used to retrieve the accelerator computed values.
Examples elaborating FastFlow is given in [8].
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Chapter 3
Stream Parallel
Computation on GPUs
So far we have introduced the main categories of parallel applications and how
each of which could be parallelized. In Chapter 2 we have discussed the gen-
eral architectures of GPU and the programming frameworks, in particular the
CUDA architecture. We have also mentioned how a programmer can develop a
fine-grained stream-parallel application using the FastFlow library and benefit
from exploiting the predefined parallelism exploitation patterns. As pointed out
in Chapter 2, GPUs are designed mainly for data-parallel application. In this
thesis we are investigating if one can also develop a stream-parallel application
on GPUs that result in a better performance gain compared to the equiva-
lent implementation on a multicore CPU. In this chapter we will investigate
the stream programming model in detail and how one could possibly develop a
stream-parallel application on GPUs. The reader may refer [21] for a detailed
treatment and analysis of the concepts discussed in this chapter.
3.1 Algorithmic Skeleton
Before delving deep into modeling of stream-parallel applications, let us dis-
cuss the concept of algorithmic skeleton briefly. Algorithmic skeletons can be
defined as higher order functions encapsulating/modelling the parallelism ex-
ploitation patterns, whose functional parameters provide the “business logic” of
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the application[21]. For stream-parallel applications, we have two algorithmic
skeletons, viz. farm and pipeline.
3.1.1 Farm Skeleton
The farm skeleton is used to model embarrassingly parallel computations. The
only functional parameter of a farm is the function f needed to compute the
single task. Given a stream of input tasks
xm, · · ·, x1
the farm with function f computes the output stream
f(xm), · · ·, f(x1)
Figure 3.1 better illustrates this structure pictorial.
xm · · · x1 E
w1
w2
·
·
·
wn
C f(xm) · · · f(x1)
Figure 3.1: A Farm Skeleton
One can think of a farm skeleton as a set of concurrent activities/nodes,
among which two nodes have special purposes and the rest computes the func-
tion f over the input tasks and this subset is referred to as the set of worker
nodes. wi in figure 3.1 denotes a worker node i : 1 ≤ i ≤ n, where n is the
number of worker nodes, which consumes a task and performs the computation
f over the task. Input tasks are scheduled to the set of worker nodes by a
special node called Emitter, denoted by E in 3.1. Once a worker node finishes
the computation of a task, it sends the output task to a special node called Col-
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lector, denoted by C in 3.1. This collector could be as simple as accumulating
the output tasks or it could perform another additional tasks. For instance, it
might be the case that the order of the output tasks has to be maintained as
in the order of the input tasks. In that case, the emitter could send a task to a
worker node, along with the task id, and the worker node sends out the output
task to the collector, along with the task id; thus, the collector uses the ids to
maintain the order.
The emitter can implement two approaches when it comes to scheduling
of input tasks to the workers, i.e., it either adopts a round-robin scheduling
or on-demand scheduling. In round-robin scheduling, the emitter sends task
j : 1 ≤ j ≤ N , where N is the number of input tasks, to worker j mod n. On
the other hand, on-demand scheduling, worker i explicitly requests the emitter
for a task upon completion of its computation on a previous task. In an appli-
cation whose input stream is composed of tasks where the computation time of
each task is comparable, the emitter can implement any of the two approaches.
But this is not always the case, i.e., the computations on the worker nodes may
be characterized by varying computation times; hence, simply adopting round-
robin scheduling ultimately leads to load imbalance.
Let TE−wi be the communication time of a task from the emitter to a generic
worker, wi, and Tf−wi be the computation time of wi. If we adopt round-robin
scheduling, we’ve: Tf−wi ≤ TAi , caseATf−wi > TAi , caseB (3.1)
That is, the computation time of a generic worker node can be either less
than or equal to the inter-arrival time of tasks to the worker, as in case A or
greater than the inter-arrival time of tasks to the worker, as in case B. If a
worker node is characterized by case B, then it represents a bottleneck. In a
round-robin scheduling, the inter-arrival time (TAi) to wi is given by:
TAi = n× TE−wi
If we consider TE−wi to be roughly the same to any worker node and equals
to TE−comm, then we’ve:
TA = n× TE−comm
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Now consider worker wi is the only bottleneck, then adopting round-Robbins
scheduling leaves the other workers to stay idle for some time units, as given
below:
Tidle−j = TA − Tf−wj : 1 ≤ j ≤ n, j 6= i
But this can be resolved if on-demand scheduling is adopted, i.e., whenever a
worker finishes its computation on a task, it immediately requests the emitter to
send it another task; hence, it effectively eliminates the imbalance and reduces
the completion time.
3.1.2 Pipeline Skeleton
The pipeline skeleton is typically used to model computations expressed in
stages[21]. Consider a simple stream model that produces an output stream
where each input stream element passes through the pipeline stages,
PS1, PS2, ..., PSm
where m is the number of pipeline stages. Let I and O be the input stream
and the output stream, respectively. The input stream then can be written as
I = {e1, e2, ..., en}, where ei : 1 ≤ i ≤ n represents an element of the input
stream and n represents the number of elements in the stream. Similarly, we
have the output stream O = {g1, g2, ..., gn}, where gi : 1 ≤ i ≤ n represents
an element of the output stream. Thus, the computation can be expressed as,
gi = fm(fm−1(· · ·f1(ei)))
where fk is the computation on stage PSk, 1 ≤ k ≤ m. Figure 3.2 a
pictorial illustration of stream processing in a pipeline.
PS1 PS2 PSm−1 PSmei gi
Figure 3.2: Pipeline Structure
It is not guaranteed that the time taken by a task in each stage is compa-
rable, it depends on the computation time of the function computed at each
stage. To alleviate the problem of load imbalance, the pipeline stage that takes
significant time could further be structured as a farm skeleton where each farm
worker performs the same function of the replaced stage over its input data.
22
PSk−1 E
w1
w2
w3
w4
w5
C PSk+1
ei ei
Figure 3.3: A Generic Pipeline Stage, PSk, Structured as a Farm Skeleton
It has to be noted that this mechanism requires a larger number of processor
cores to accommodate the added concurrent activities. Figure 3.3 illustrates
this concept considering the load on a generic pipeline stage PSk. For the
purpose of illustration, only 5 farm workers are considered. E and C denote the
farm emitter node and collector node, respectively and wj denotes worker j.
3.2 Pipeline Performance Model
Two distinct kind of performance measures can be of interest. The first kind
includes those performance indicators that measure the wall clock time spent in
the execution of a given (part of) parallel application. The second kind measures
the throughput of the application, i.e., the rate achieved in delivering of results.
In the first category we have, Latency(L) and Completion Time(TC). La-
tency is defined as the time spent between the moment a given activity receives
input data and the moment the same activity delivers the output data corre-
sponding to the input. Completion Time is the overall latency of an applica-
tion, i.e., the time spent from application start to application completion. The
second kind of measures include measures such as Service Time(TS) which is
the time between the delivery of two consecutive results on the output stream,
and Bandwidth (BW) which is the inverse of the service time.
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For the above pipeline,
TS−pipe = max{TS−1, TS−2, · · ·, TS−m} (3.2)
where,
TS−pipe: pipeline service time
TS−k: The service time of a stage k, 1 ≤ k ≤ m and m is the number
of pipeline stages
The service time of a generic stage k is either the computation time of a
stream element on that stage or the inter-arrival time of stream elements to
that stage, which ever is the greatest, i.e.,
TS−k = max{TC−k, TA} (3.3)
Hence, the completion time(TC) of the whole computation can be approxi-
mated as follows:
TC ∼= n× TS−pipe (3.4)
where n is the number of stream elements. In equation 3.4 we have
neglected the time spent to fill and empty the pipeline, which is negligible with
respect to the completion time.
As presented in the previous section, a pipeline stage could further be struc-
tured as a farm. Let Tf−k be the computation time of a stage k and the stage
is structured as a farm of nw workers, then
TS−k =

Tf−k
nw
, coarse− grain computation
Tcomm, fine− grain computation
(3.5)
where Tcomm is the communication time between a worker and emitter/collector.
Assuming the other pipeline stages are balanced, which implies comparable
service times, the optimal number of workers(nw)in the farm has to be such
that
TS−k ∼= TS−j , 1 ≤ j ≤ m&j 6= k (3.6)
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3.3 Stream Processing in CUDA
In general, CUDA-based application consists of host code and device code, each
running on the CPU and on the GPU, respectively. The host code invokes
the device code that implements kernels. Thus, the GPU is treated as a Co-
processor of the CPU. Since GPU’s main memory, namely device memory, is
separated from CPU’s main memory, namely host memory, input/output data
has to be transferred between the host memory and device memory back and
forth.
The common approach to implement a data parallel computation on a GPU
is to transfer the whole data to the GPU global memory before launching the
kernel, and collecting the result back to the CPU only after the kernel is finished.
Following this procedure, the use of GPUs significantly improves performance
of classical compute-intensive data-parallel application compared to multi-core
CPU implementation. An empirical result of this comparison is given in Chap-
ter 4.
In order to overlap communication and computation, CUDA permits to di-
vide memory copies and execution into several stages and to issue these oper-
ations in CUDA streams. CUDA defines a stream as a sequence of operations
that are performed in-order on the device[20]. Typically, such a sequence con-
tains a memory copy from host to device, which transfers input data; a kernel
execution, which uses the input data; and a memory copy from device to host,
which transfers back the results. The programmer can achieve a further perfor-
mance improvement without tweaking the algorithm but simply using CUDA
streams. Using multiple CUDA streams, the programmer can implement stream
applications on the GPU. In simple terms, the concept of streams implies that
the execution of multiple CUDA operation can be interleaved and possibly run
in parallel[20]. This is supported by two independent DMA engines for simul-
taneous bi-directional data transfer operation and another compute engines for
the execution of kernels. Subsequent sections discuss this concept in detail.
Having known this possibility, the data parallel computation, Map, can
greatly benefit from this interleaved execution of operations. A Map computa-
tion can be thought of as a higher order function, i.e.,
Map(f) : A→ B
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Given a function f and a vector A, the Map computes a vector B such that
B[i] = f(A[i]) ∀i[21]
In other words, this means each element of the resulting vector can potentially
be computed in parallel. Such a function can easily be implemented by writing
a CUDA kernel that computes f and launching the kernel with as many num-
ber of threads as the number of elements in the input/output vector. But this
does not mean all the threads run at the same time in parallel. The number of
GPU resources are limited which implies only a certain number of threads are
active at a time. Hence, even though the input vector is ready on the GPU’s
global memory, there may not be enough threads to work on it in parallel. So
having this constraint in mind, one can partition the input vector into tasks and
launch the kernel with as many number of threads as the number of elements
in a task. The number of elements in a task has to be such that it leads to the
full utilization of the GPU resources. Hence, while the threads are working on
a given task, the transfer of the next input task to the device and the transfer
of a previous output task from the device can occur in parallel. This concept is
explained diagrammatically in figure 3.4. Part a depicts the common practice
of using GPUs, from now on this method is referred to as ’synchronous version’,
while part b depicts the effect of using four streams and perfect overlap of op-
erations across the streams, this method is referred to as ’asynchronous version’.
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H2D Engine
Compute Engine
D2H Engine
Default Stream
Part a: Synchronous Version
H2D Engine
Compute Engine
D2H Engine
Stream 1 Stream 2 Stream 3 Stream 4
Part b: Asynchronous Version
Time
H2D: Host-to-Device Copy D2H: Device-to-Host Copy
Figure 3.4: Timeline of Non-overlapped and Overlapped Execution of Applica-
tion
CUDA devices contain engines for various tasks, which queue up operations
as they are issued [22]. Dependencies between tasks in different engines are
maintained, but within any engine all external dependencies are lost; tasks in
each engines queue are executed in the order they are issued. Different gener-
ations of CUDA devices have varying number of these engines. Devices with
Compute Capability 2.0 and above have three engines; two copy engines for
simultaneous bidirectional data transfer between the GPU and the CPU and a
single Compute Engine for kernel executions.
Consider an application whose input data is composed of N data elements
and the computation is carried out in each of the elements. Normally, this could
be parallelized in CUDA by defining the computation on a single input element
as a CUDA kernel and launching the kernel with N threads which are arranged
in B blocks. As long as there are enough threads, the computation in each
data element is performed in parallel. But this is not always the case. When
the number of threads the kernel is launched with is larger than the number of
threads that could be scheduled to run in parallel, the device is forced to run
the threads in batches. Moreover, the whole input data may not fit in the GPU
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global memory, which totally prohibits the implementation of the application
on the GPU. Here is the situation where CUDA streams come to the rescue,
the input can be partitioned into nStreams CUDA streams. Thus, each of
the streams works with a task of the input that has N
nStreams
elements of the
input data and each of which is processed by a single thread. Now, the threads
are arranged in B
nStreams
blocks. In this regard, memory copy of one stream
overlaps kernel execution of another stream, achieving a performance improve-
ment, as illustrated in figure 3.4. It has to be noted here that B
nStreams
block
configuration must result in a full utilization of the GPU resources otherwise the
synchronous version might outperform the asynchronous version. As the above
figure illustration shows, the use of streams can reduce the completion time of
the application provided that the computation on the elements of the input can
be carried out independently so that computation can be divided into several
stages. As an example, a video processing application can fall into this category
of applications if the computation on each frame is independent. With streams,
a sequence of N frames has to be transferred to the device memory, carry out
the computation on each frame, and finally copy results back to host only after
the processing on each frame is done. If we consider B blocks of threads per
frame, the kernel could be launched with N ×B blocks of threads for the entire
sequence of frames. If nStreams are created, then we can transfer nStreams
tasks of frames sequentially where each of the task has N
nStreams
frames and
launch nStreams kernels each with N×B
nStreams
blocks of threads for each task.
Suppose that we have a stream application with a single kernel and have a
single GPU for acceleration. Such an application can be implemented in CUDA
in two different ways and each of which has its own pros and cons, depending on
the specific device architecture. The first one is to loop over all the operations
for each task of the input data as in listing Algorithm 1. The other approach
is to batch similar operations together, issuing all the host-to-device transfers
first, followed by all kernel launches, and then all device-to-host transfers, as in
listing Algorithm 2.
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Algorithm 1 Asynchronous Version 1
1: Input: Input Stream I = {e1, e2, · · ·, en}, l CUDA streams
2: Output: Output Stream O = {g1, g2, · · ·, gn}
3: cudaStream t str[l];
4: for i = 1 to n do
5: Download stream element ei using str[i mod l];
6: Launch Kernel to Compute gi taking ei as input and using str[i mod l];
7: Readback output stream element gi using str[i mod l];
8: end for
9: cudaThreadSynchronize();
Algorithm 2 Asynchronous Version 2
1: Input: Input Stream I = {e1, e2, · · ·, en}, l CUDA streams
2: Output: Output Stream O = {g1, g2, · · ·, gn}
3: cudaStream t str[l];
4: for i = 1 to n do
5: Download stream element ei using str[i mod l];
6: end for
7: for i = 1 to n do
8: Launch Kernel to Compute gi taking ei as input and using str[i mod l];
9: end for
10: for i = 1 to n do
11: Readback output stream element gi using str[i mod l];
12: end for
13: cudaThreadSynchronize();
Both asynchronous versions shown above yield correct results, and in both
cases dependent operations are issued to the same stream in the order in which
they need to be executed. But the two approaches perform very differently
depending on the specific generation of GPU used. A simple kernel has been
written to test this behaviour. The kernel squares the elements of a 15MB array
of integers. If we consider two device architectures, for instance, an architecture
with compute capability 1.x and an architecture with compute capability 2.0,
like Tesla C2050, each architecture favors one of the above two styles. Figure
3.5 shows the execution time-line on a compute capability 1.x.
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Asynchronous Version 1 on Compute Capability 1.x
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Asynchronous Version 2 on Compute Capability 1.x
Time
Default Stream Stream 1 Stream 2 Stream 3
h2d: Host-to-Device Copy d2h: Device-to-Host Copy
Figure 3.5: Execution time-line of algorithm 1 and 2 on compute capability 1.x
In the schematic it is assumed that the time required for the host-to-device
transfer, kernel execution, and device-to-host transfer are approximately the
same. To hold this assumption in the example kernel, each thread iterates on
a dummy loop for some time comparable with the transfer time. Devices with
compute capability 1.x have two engines, one for data transfer command and
another for kernel launch command. As expected for the synchronous version,
there is no overlap in any of the operations. For the first asynchronous version
the order of execution in the copy engine is: H2D stream(1), D2H stream(1),
H2D stream(2), D2H stream(2), and so forth. This is why no speed-up is ob-
served when using the first asynchronous version on devices with compute ca-
pability 1.x: tasks were issued to the copy engine in an order that precludes
any overlap of kernel execution and data transfer. For version two, however,
where all the host-to-device transfers are issued before any of the device-to-host
transfers, overlap is possible as indicated by the lower execution time. From
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the schematic, it is expected that the execution of asynchronous version 2 to be
2/3 of the synchronous version. On the C2050, two features interact to cause a
behavior difference from compute capability 1.x. The C2050 has two copy en-
gines, one for host-to-device transfers and another for device-to-host transfers,
as well as a single kernel engine. Figure 3.6 illustrates execution of the sample
kernel on the C2050.
H2D Engine
Compute Engine
D2H Engine
Synchronous Version
H2D Engine
Compute Engine
D2H Engine
Asynchronous Version 1
H2D Engine
Compute Engine
D2H Engine
Asynchronous Version 2
Time
Default Stream Stream 1 Stream 2 Stream 3
H2D: Host-to-Device D2H: Device-to-Host
Figure 3.6: Execution Time-line on C2050
Having two copy engines explains why asynchronous version 1 achieves good
speed-up on the C2050: the device-to-host transfer of data in stream[i] does
not block the host-to-device transfer of data in stream[i+ 1] because there is a
separate engine for each copy direction on the C2050. The synchronous version
took 47.74ms to complete the application while it took 14.87ms and 23.36ms
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for the asynchronous version 1 and asynchronous version 2, respectively. But
what about the performance degradation observed in asynchronous version 2 on
the C2050? This is related to the C2050s ability to concurrently run multiple
kernels. When multiple kernels are issued back-to-back in different (non-default)
streams, the scheduler tries to enable concurrent execution of these kernels and
as a result delays a signal that normally occurs after each kernel completion
(which is responsible for kicking off the device-to-host transfer) until all kernels
complete. So, while there is overlap between host-to-device transfers and kernel
execution in the second version of our asynchronous code, there is no overlap
between kernel execution and device-to-host transfers. Figure 3.7 and 3.8
illustrate how C2050 schedules operations in different streams in the available
engines. In both figures, h2d − i denotes host-to-device transfer operation in
stream i, d2h−i denotes device-to-host transfer operation in stream i, and K−i
kernel execution operation in stream i.
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Figure 3.7: Scheduling of Operations of Asynchronous Version 1 on C2050
Figure 3.7 illustrates the execution of operations in asynchronous version
1 where issuing of operations on the streams are not interleaved hence kernels
are not issued sequentially that makes the signal of end of kernel execution is
sent immediately to the dependant operation, device-to-host transfer. For asyn-
chronous version 2 operations are issued to the streams in an interleaved manner
which implies kernels are launched sequentially. Figure 3.8 is an illustration
of the scheduling of asynchronous version 2, this sequential launch of kernels
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Figure 3.8: Scheduling of Operations of Asynchronous Version 2 on C2050
delays signals to the H2D Engine thus the operations on the H2D Engine block
until all the operations on the Compute Engine finish. For d2h-1 to kick off,
it has to receive a signal that notifies that K-1 has finished; but the sequential
launch of kernels delays this signal until all the kernels finish executing. The red
arrows in figure 3.7 and 3.8 represent the signals that are sent between the en-
gines with no delay and the brown arrows represent the delayed signals, i.e., the
brown arrows are the signals that would have been sent right away after their
corresponding kernels finish execution if these kernels had not been launched
sequentially. The good news is that for devices with compute capability 3.5 (the
K20 series), the Hyper-Q feature eliminates the need to tailor the launch order,
so either approach above will work.
3.4 Optimal Stream Count
So far we have discussed the benefit of using CUDA streams but this is not the
end of the story. Creating arbitrary number of streams is not the right way
to go. Creating too few doesn’t benefit much from streams and creating too
much has an associated overhead of managing such number of streams since the
overhead of stream creation and deletion increases linearly with the number of
streams. Hence, the programmer has to ask the question “What is the optimal
number of streams that result in the minimum completion time that could be
achieved due to the introduction of streams?” To answer this question, we have
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H2D Transfer Time Kernel Execution Time D2H Transfer Time
H2D: Host-to-Device D2H: Device-to-Host
Figure 3.9: Timing Behaviour of Applications. The first row represents appli-
cations with dominant host-to-device transfer time. The second row represents
applications with dominant device-to-host transfer time. The third row repre-
sents application with a dominant kernel execution time.
to consider applications with different timing behaviour. One is when the data
transfer time to/from the device dominates the overall completion time of an
application and the other is when the kernel execution time is the dominant
time. Moreover, the amount of data transferred from the host to the device
is not always equal to the amount transferred from the device to host which
implies varying transfer times depending on the transfer direction. Figure 3.9
is an illustration of this observation.
In the following paragraphs the above observation is elaborated case by case.
The following discussion assumes the timing behaviour of applications on a de-
vice with three engines. Assume the host-to-device transfer time is roughly
the same as the device-to-host transfer time. Now consider the case where the
transfer time dominates the completion time, case 1. This case is illustrated in
figure 3.10.
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Time
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Figure 3.10: Time-line of Application with dominant transfer time, Case 1
Now let us adapt the pipeline model to this case. Now the overlap is among
the different CUDA engines thus the new pipeline structure is modified as in
figure 3.11 where PSh2d, PSK and PSd2h denote the host-to-device transfer
stage, the kernel stage and the device-to-host transfer stage, respectively.
PSh2d PSK PSd2hei gi
Figure 3.11: Modified Pipeline Structure
The service time of the pipeline is given by
TS−pipe = max{TS−h2d, TS−K , TS−d2h} (3.7)
where,
TS−pipe: Pipeline Service Time
Tx: The service time of stage x in the above pipeline.
The optimal service time of the pipeline is when the stages are balanced, i.e. ,
TS−h2d ≈ TS−K ≈ TS−d2h (3.8)
TS−h2d/TS−d2h is actually the time to transfer l bytes of data to/from device
memory at the rate of B bytes per time unit, and every such transfer has an
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additional overhead, Tsetup. Similarly, the Kernel stage has two costs. The first
one is associated with the overhead of kernel launch and the second is associated
with the actually execution of the kernel; thus,
TS−K = TK−launch + TK−exec (3.9)
For this particular pipeline structure, there is no cost associated with the inter-
stage links that would otherwise be if there were data that actually moves among
the stages. The stages are simply CUDA operations that are scheduled to exe-
cute concurrently by the CUDA runtime system.
For case 1, CUDA Best Practice [20] estimates the completion time of the
asynchronous version of the application to be.
TC = Ttr +
TE
n
(3.10)
where,
TC : Application completion time of asynchronous version
Ttr : data transfer time of asynchronous version
TE : Kernel time of asynchronous version
n : number of CUDA streams
Equation 3.10 assumes Ttr and TE are comparable so that the loads on the
stages are balanced and satisfies the constraint for the optimal pipeline service
time. Ttr assumes the value of the dominant transfer time. Figure 3.12 is
the illustration of the case where the kernel time dominates the application’s
completion time, case 2.
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Figure 3.12: Time-line of Application with dominant kernel time, Case 2
The estimated completion time for case 2 is given by
TC = TE +
Ttr
n
(3.11)
The above formula can be taken as a rough estimation of the completion
time. But it neglects the overhead associated with stream management and the
overhead of multiple data transfers and kernel launches. Stream management
has an associated overhead which linearly increases as the number of streams
increases. Too much of it affects the overall performance of the application.
Taking these observations in to consideration, the following equations better
estimate the completion time.
TC =
Ttr + TEn + Toh , case1TE + Ttrn + Toh , case2 (3.12)
The overhead Toh needs to be decomposed further; hence,
Toh =
nTstr−oh + (n− 1)Ttr−oh , case1nTstr−oh + Tk−oh , case2 (3.13)
where,
Tstr−oh : The overhead of creating a stream
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Ttr−oh : The overhead of data transfer
Tk−oh : The overhead of kernel launch
To calculate the optimal stream count, let us consider the above cases again.
If we consider the case where the dominating operation is the data transfer op-
eration and for now if we consider it to be the host-to-device transfer we have;
TC(n) = Ttr−h2d +
TE
n
+
Ttr−d2h
n
+ Toh (3.14)
As illustrated in figure 3.10, the kernel execution times and the device-
to-host transfer times of all tasks except for the last task are overlapped by
the the host-to-device transfer times of the tasks, including the overheads due
to multiple kernel invocation and multiple data transfers. In equation 3.14,
TE
n and
Ttr−d2h
n account for the kernel execution time on the last task and the
device-to-host transfer time of the last output task, respectively. Expanding
equation 3.14, we have:
TC(n) = Ttr−h2d +
TE + Ttr−d2h
n
+ nTstr−oh + (n− 1)Ttr−oh (3.15)
where,
TC : Completion time of the application in an asynchronous version
Ttr−h2d : Transfer time of the input data in a synchronous version
Ttr−d2h : Transfer time of the output data in a synchronous version
TE : The kernel time in a synchronous version
n : The number of CUDA streams
The coefficient n− 1 in equation 3.15 is to account for the additional over-
head of sending the last n − 1 tasks. Equation 3.15 is a hyperbolic function
and solving for the local minimum for the positive value of n gives the optimal
stream count.
For the case where the device-to-host transfer time is greater than the host-
to-device transfer time and the kernel execution time, we have to interchange
the places of Ttr−h2d and Ttr−d2h; thus,
TC(n) = Ttr−d2h +
TE + Ttr−h2d
n
+ nTstr−oh + (n− 1)Ttr−oh (3.16)
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Now consider the case where the kernel execution time dominates the in-
put/output task transfer time; hence, we have:
TC(n) = TE +
Ttr−h2d + Ttr−d2h
n
+ nTstr−oh + Tk−oh (3.17)
Note that in equation 3.17 the kernel launch overhead is not multiplied by
n. At first this may seem counter intuitive but it is known that kernel launch
overhead depends on the number of blocks. Let B be the number of blocks the
kernel is launched with in the synchronous version and t be the launch overhead.
With n streams, every launch is configured with B
n
blocks and the kernel launch
overhead becomes t
n
for each launch; hence, the total overhead will be the sum
of the individual overheads, i.e.,
Tk−oh =
n∑
i=1
t
n
= t (3.18)
The following equations summarize all cases;
TC(n) =

Ttr−h2d +
TE+Ttr−d2h
n + nTstr−oh + (n− 1)Ttr−oh , case1a
Ttr−d2h +
TE+Ttr−h2d
n + nTstr−oh + (n− 1)Ttr−oh , case1b
TE +
Ttr−h2d+Ttr−d2h
n + nTstr−oh + Tk−oh , case2
(3.19)
The overhead of kernel launch can be obtained by launching the empty kernel
and timing the elapsed time. Stream creation time is available for each de-
vice architecture. One can evaluate the transfer time overhead by solving the
equation.
Ttr−oh = 2 ∗ T (M)− T (2M) (3.20)
where T (x) is the transfer time of x byte of data. It has to be noted here that
the data transfer must be performed from a pinned host memory as this is the
case when using CUDA streams. Large value of x gives a better estimation.
Equation 3.19 is a family of functions which can be generalized as
f(n) =
A
n
+ n ∗B + C (3.21)
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where A, B, and C are real numbers. This is a hyperbolic function, for the
positive values of n, the function decreases monotonically as n increases and
starts to increase monotonically after some value of n, as n increases. For our
model, n denotes the number of streams and solving for n that results in the
minimum value of f(n) gives us the optimal stream count. In the following
chapter we will consider sample applications to experimental verify this model.
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Chapter 4
Experimental Results
So far we have given an introduction and objective of the thesis, and background
about parallel programming on GPUs in Chapter 1 and 2. In Chapter 3 we have
analyzed stream-parallel programming model and how it could be implemented
with CUDA streams. Eventually, we have derived a model that estimates the
optimal stream count that results in the best performance gain in terms of an
application’s completion time. In this Chapter we will discuss the experiments
carried out to verify the model.
The host side code of the sample applications considered in this thesis is written
in C++, incorporating a C++ library called FastFlow [8] and tested on a ma-
chine with Nvidia Tesla C2050 GPU. FastFlow exposes predefined parallelism
patterns for task-based programming on a shared-memory multi-core architec-
ture. For instance, one can easily develop applications that expose Master-
Worker patterns. The programmer only specifies the structure of a task, the
parallelism patterns to be used and the business logic of the application. The
programmer doesn’t have to worry about mapping of threads to the available
processor cores, the communication between the master thread and the worker
threads, and the scheduling of threads. Moreover, FastFlow is extensible such
that a programmer can construct new parallelism patterns by composing exist-
ing patterns and can incorporate them in the application being developed.
If we take the Master-Worker approach, the business logic executed in a
worker can be written considering that it will launch a CUDA kernel. For
coarse-grained tasks, each worker can further divide the task in to chunks and
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direct each chunk to the GPU in a stream fusion. FastFlow has also a Pipeline
Parallel Pattern for applications that have computation stages. In this thesis
work, a 3-stage FastFlow pipeline pattern is defined. The first stage generates
the stream elements and sends them to the second stage. The second stage
launches the kernel with the stream element from its input queue. Once the
computation is completed, the result is sent to the third stage where the final
output is gathered. Figure 4.1 illustrates this structure.
Stream
Generator
ei
GPU Stage
gi
Collector
Input Output
Figure 4.1: FastFlow Pipeline Structure
To verify the accuracy of the models derived in Chapter 4, three sample
kernels are considered. Each application is characterized by one of the tim-
ing behaviors of applications, as pointed out in Chapter 4, i.e., transfer-time-
dominated completion time and kernel-time-dominated completion time. The
transfer time is further decomposed considering which transfer direction is the
dominant one. Since the models are derived considering these timing behaviour
of applications, the chosen sample applications are taken as concrete examples
to verify the models’ accuracy.
In each experiment, the sample application is rerun five times for a given
stream count, resulting in five different completion times. The smallest and the
largest values are trimmed off and the average of the three remaining completion
times is taken as the completion time for the given stream count.
4.1 Vector Reduction Application
The first sample kernel tested is a vector reduction kernel. For a vector of N
elements, the kernel is launched with a block of N threads which collectively
apply the reduction and return the sum of the elements. For M vectors, the
synchronous version would launch M blocks, each with N threads while the
asynchronous version launches M
nStreams
blocks, each with N threads. Hence,
transferring M ×N integers as input, the output is an array of M integers.
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To investigate the different timing behaviors of the application, namely, data
transfer time dominated completion time and kernel time dominated comple-
tion time, each thread is delayed for some clock cycles that maintain these two
cases. Here, for the purpose of comparison, each thread is assumed to perform
additional computation; hence, the transfer time of a task and the computation
time of a task are comparable. This assumption is maintained by calling the
function delay(t) at the end of the kernel which has the effect of delaying a
thread’s execution by t clock cycles. Without this assumption, threads return
immediately after performing their computation which ultimately result in a
completion time almost totally dominated by the transfer times and non over-
lapped stream management overhead. Hence with this assumption, the kernel
is launched twice for two different delaying clock cycles, one that ensures the
transfer time is dominant and the other that ensures the kernel time is dominant.
The following is a listing of the kernel source code written in CUDA C.
1 __global__ void reduction(const int *inVec , int *outVec , size_t
width) {
2 int tId = threadIdx.x;
3 int myId = blockIdx.x * blockDim.x + tId;
4 extern __shared__ int sharedData [];
5
6 if(myId < width) {
7 sharedData[tId] = inVec[myId];
8 __syncthreads ();
9
10 for(int s = blockDim.x/2; s >= 1; s >>= 1){
11 if(tId < s)
12 sharedData[tId] += sharedData[tId + s];
13 __syncthreads ();
14
15 }
16 if(tId == 0)
17 outVec[blockIdx.x] = sharedData[tId];
18 delay (8000);
19
20 }
21
22 }
Two separate runs are made and in both runs the input is an array of
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40960 vectors, each of which is a vector of 1024 integers. In both runs, threads
are forced to stay ”alive” for some clock cycles to maintain the assumptions
explained in the previous paragraph. The following table lists the parameters
collected from the experiment.
Table 4.1: Vector Reduction Parameters
Case Ttr−h2d Ttr−d2h TE Delay
1 32.317ms 0.048ms 25.88ms 3000 cycles
2 32.317ms 0.048ms 38.52ms 8000 cycles
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Figure 4.2: Plot of Vector Reduction, Case 1
In figure 4.2 we have a plot of the vector reduction algorithm that satisfies
case 1. For this experiment the equation
T (n) = 32/n + 0.0567n + 26
models the estimated completion time for a given stream count. Solving this
equation for the positive value of n that results in the minimum value of T (n),
we get:
n ≈ 23.7566
As can be seen from figure 4.2, around this value the experimented comple-
tion times starts to remain nearly identical. Thus, we can say the model almost
accurately estimated the completion time.
In figure 4.3 we have a plot of the completion time for case 2.
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Figure 4.3: Plot of Vector Reduction, Case 2
Here again the completion time is estimated by the function
T (n) = 32/n + 0.0537n + 39.1
and n is approximated as
n ≈ 24.6
In both cases the optimal stream count is almost identical, though as the
stream count increases, case 2 exhibits a steep ascent compared to case 1.
4.2 Substring Search Application
The second sample application considered for the experiment is a substring
search algorithm. Given two strings, the algorithm returns the number of oc-
currence of the second string in the first string. The whole application takes
a list of strings and a list of substrings to be searched, and returns an array
of integers. For this experiment, 2048 strings, each of which is 1024 characters
long, are generated randomly. Similarly, 64 substrings, each of which is 8 char-
acters long, are generated randomly. A CUDA kernel is written that takes a
string and a substring, and returns the number of occurrence of the substring in
the string. The synchronous version of the application would launch the kernel
with N blocks of thread where each block has M threads, where N and M are
the number of strings and the number of substrings, respectively, and outputs
an array of N integers. In other words, a string is searched for the substrings
by the threads in a block, where each thread performs the search for a single
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substring. The following table lists the necessary parameters collected from the
experiment.
Table 4.2: Substring Search Kernel Execution Parameters
Ttr−h2d Ttr−d2h TE
0.62ms 0.014s 51.5ms
For the asynchronous version, the number of threads in a block remains un-
changed while nStreams kernel launches are made each with NnStreams blocks
of threads.
For this specific configuration the kernel launch overhead (Tk−oh) is 0.47ms
and CUDA stream management overhead(Tstr−oh) is 0.167ms. With these pa-
rameters in place, the estimated completion time of the asynchronous version is
given by the following equation.
TC(n) = 0.634/n + 0.167n + 51.97 (4.1)
and n is approximated as
n ≈ 1.948
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Figure 4.4: Plot of Completion Time of Substring Search Application
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Figure 4.4 is a plot of the experimented completion time of the substring
search algorithm compared with the estimated time, with varying stream count.
It is no surprise for not seeing any performance gain in the asynchronous version.
As can be seen from the parameters collected from the experiment, the comple-
tion time is almost totally due to the kernel execution time; hence, streaming
simply means adding the overhead of the kernel launch and stream manage-
ment, as there are no data transfer operations which could significantly hide
these overheads and part of the kernel execution.
Moreover, we have not considered the two cases, as we did in the vector
reduction application. As explained in the previous sections, threads are delib-
erately made to stay “alive” for some clock cycles to match the input/output
transfer time with the kernel execution time. But for the Substring Search Al-
gorithm we can not delay a thread’s execution time since, in the first place, the
execution time is significantly greater than the data transfer time. Thus, we
can only manipulate the transfer time, and which could only be possible if we
send a junk data along with a task just for the purpose of increasing the transfer
time and consider it as the task’s transfer time.
4.3 Vector Squaring Application
The third sample is a kernel that squares the elements of an integer array. The
listing below is the kernel code.
1
2 __global__ void VectorSquare(int *inVector , size_t width){
3 int myId = blockIdx.x * blockDim.x + threadIdx.x;
4 if(myId < width) {
5 int value = inVector[myId];
6 inVector[myId] = value * value;
7 }
8 delay (15000); // Delay for 15000 clock cycles
9 }
This kernel is launched with as many threads as the number of elements
in the array. The synchronous version would require the entire array to be
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transferred to the device prior to applying the squaring routine. In this spe-
cific example the size of the input data is equal to the size of the output data;
thus, the host-to-device and the device-to-host transfer is roughly the same if
the bandwidth in both directions is similar, which is roughly the case in the
machine where this experiment is carried out.
As in the case of the vector reduction kernel, threads are delayed for some
clock cycles in the two runs. The following table lists the values collected in the
two launches.
Table 4.3: Vector Squaring Kernel Parameters
Case Ttr−h2d Ttr−d2h TE Array Size Delay
1 16.2ms 16.2ms 12.11ms 80MB 7500 cycles
2 16.2ms 16.2ms 22.68ms 80MB 15000 cycles
For this specific configuration the value of Ttr−oh, Tstr−oh, and Tk−oh is
0.003ms, 0.0537ms, and 0.59ms, respectively; hence, plugging in these values
in their respective places in the above estimator, we have:
TC(n) =
16.2 + 28.31n + n0.0567 , case123.27 + 32.4n + n0.0537 , case2 (4.2)
Figure 4.5 and 4.6 compare the estimated completion time with the exper-
imental results, varying the stream counts, for case 1 and case 2, respectively.
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Figure 4.5: Plot of Vector Squaring Kernel, Case 1
Solving the equation
T (n) = 28.31/n + 0.0567n + 16.2
n is approximated as
n ≈ 22
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Figure 4.6: Plot of Vector Squaring Kernel, Case 2
Similarly, solving the equation
T (n) = 32.4/n + 0.0537n + 23.27
n is approximated as
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n ≈ 25
In both cases, the estimators closely match the trend of the experimental
results. Here it has to be noted that the main thing is to observe the trend of
the estimator.
In the experiments we have seen that applications with comparable data
transfer time and kernel execution time can benefit from the introduction of
CUDA streams. It is has to be stressed that the data transfer time and the
kernel execution time of the application have to be comparable otherwise simply
using CUDA streams has no benefit, it can even increase the completion time,
as witnessed in the substring search application. Different CUDA architectures
have varying number of CUDA streams that could run concurrently but that
does not imply using all CUDA streams result in a performance gain; hence,
making use of the model derived in Chapter 3 is a wise choice as the programmer
is no more required to know how many CUDA streams to use. With the next
chapter we will conclude the thesis, it gives a summary of what has been done
thus far and a direction for a possible future work.
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Chapter 5
Conclusion
In the previous chapters we have seen how applications can benefit from paral-
lel programming, given the current trend in multi-processor architecture. When
viewed from the perspective of parallel programming, we can broadly catego-
rize applications into stream-parallel applications and data-parallel applications.
Those applications whose input are a sequence of data elements and parallelism
is exploited by the computation of these elements in parallel fall under the
stream-parallel applications category. Data-parallelism refers to the program
property whereby identical computation on parts of the input data is performed
in parallel.
When it comes to stream-parallel applications, a programmer can greatly
benefit from using the FastFlow parallel programming framework. FastFlow
has predefine parallelism exploitation patterns; and hence, a programmer is
only required to provide the business logic of the computation, and specify
the desired pattern. In doing so, the programmer is not required to deal with
the parallelism overhead, hence increased programmer productivity. Moreover,
FastFlow is an extensible framework, i.e., a programmer is not limited to using
only the predefined patterns, he/she can possibly come up with a new pattern
by simply composing the existing patterns.
We have seen how a GPU can enhance the performance of an application,
provided that the application could suitably be implemented on a GPU. Recent
generations of GPUs from NVIDIA have introduced the concept of streams. In
simple terms, a stream is a sequence of operations that are performed in-order
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on the device. The concept of stream-parallel applications on GPUs is a recent
trend, as GPUs have been designed mainly for data-parallel applications.
We have discussed that the input tasks for a stream-parallel application
can come from external input source or can be generated from a single data.
The methodology adopted in this thesis is to generate the tasks from a single
data, i.e., inherently data-parallel application is converted into a stream-parallel
application by partitioning the input data into many tasks where each task
corresponds to a stream element. As many CUDA streams as the number of
tasks are defined so that the operations on a task is carried out on a specific
CUDA stream. The primary objective of the thesis is to derive a cost model that
gives us the optimal number of CUDA streams, taking into account data transfer
time, data transfer overhead, kernel execution time, kernel launch overhead, and
stream management overhead. As discussed in Chapter 3 and experimented in
Chapter 4, we have come up with the hyperbolic function that estimates the
completion time of the application:
T (n) = A/n + nB + C
where n is the stream count and A, B, and C are real numbers. The posi-
tive value of n for which the function assumes the minimum value is the optimal
stream count. From this we can generalize that any data-parallel application
that can be structured as a Map pattern, as discussed in Chapter 3, can be
converted into a stream-parallel application, provided that the transfer time of
a task and computation time of a task are comparable.
We have verified the accuracy of the model by implementing three sample
applications that have different timing behaviors, i.e., application with domi-
nant host-to-device transfer time, application with dominant kernel execution
time and application with dominant device-to-host transfer time. As depicted
in Chapter 4, our model closely matches the experimented result. We have also
verified with a concrete example how the comparability of data transfer time
and kernel execution time matters.
We have also seen how FastFlow enhances the productivity of the program-
mer by exposing a well-structured parallelism exploitation patterns. This is
due to the fact that the programmer is no more concerned with, for instance,
the mapping of a concurrent activity to a processing node, the communication
among the concurrent activities, and in general the parallelism overhead. More-
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over, FastFlow is extensible, i.e., it enables programmers to define a new pattern
by composing existing patterns. Of course, the performance gain of such com-
position has to be studied prior to defining the new pattern in FastFlow.
In the thesis we have targeted a single GPU by exploiting the the pipeline
skeleton where tasks are almost identical in terms of computation time. A possi-
ble future work may consider to study a broad range of tasks that derive the use
of a farm skeleton targeting multiple GPUs, and where tasks are characterized
by varying computation times. Moreover, it can also consider tasks coming from
external sources with some inter-arrival time distribution. It appears for some
applications, for instance, the substring search application, there is a slight gap
between the experimented completion time and the modeled completion time.
Even then, the most important thing is to observe how the trend of the plot
goes. In both cases, it increased monotonically after some stream count. This
could also be an interesting thing to study in a future work. Close investigation
of the architecture may reveal further insights to refine the model.
53
Appendices
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In this appendix we will discuss about the source code of each of the sample
applications considered in Chapter 4. As pointed out in Chapter 4, the host
side code of the sample applications is written in C++ which make use of the
FastFlow library. In each of the following sections, a sample application is rein-
troduced and a listing of the source code is given and at the end of the section
the main points in the source code are discussed.
.1 Vector Squaring Application
One can possibly create a task as C++ struct. For instance, the task structure
for the array squaring kernel is given in the following listing.
1 typedef struct{
2 size_t id; // Task Id
3 int *base; // The starting address of the task
4 size_t nElemChnk; // Number of array elements in the
current task
5 size_t nPrevTotal; // The sum of all array elements that
are sent before the current task
6 }TASK;
Once the task structure is defined, one has to create the tasks from the in-
put data. For this purpose, a class StreamGenerator is defined which publicly
inherits from the FastFlow class ff node. Among others, the class ff node has
the following three member functions which can be overridden by the inheriting
class.
1 int svc_init ();
2 void * svc(void * task);
3 void svc_end ();
FastFlow runtime system insures that svc init() is the first function to be
called for an object of its corresponding class; and hence, any initialization that
has to be performed goes here. Similarly, svc end() is called just before the
object is destroyed so that any bookkeeping activity goes here. It is inside the
function svc() that the processing of tasks is carried out.
The following is the listing of the host side code of the vector squaring ap-
plication, subsequently follows the description of the main points.
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1 #include <iostream >
2 #include <fstream >
3 #include <ff/pipeline.hpp >
4 #include <cuda.h>
5 #include <time.h>
6 #include "util.hpp"
7 #include "kernels.hpp"
8 typedef struct{
9 size_t id; // Task Id
10 int *base; // The starting address of the task
11 size_t nElemChnk; // Number of array elements in the current
task
12 size_t nPrevTotal; // The sum of all array elements that are
sent before the current task
13 }TASK;
14
15
16 using namespace ff;
17 using namespace std;
18
19 class StreamGenerator :public ff_node {
20 private:
21 int *inVec;
22 size_t vWidth;
23 size_t streamLen;
24 public:
25 StreamGenerator(int *vec , size_t width , size_t nStreams) {
26 inVec = vec;
27 vWidth = width;
28 streamLen = nStreams;
29 }
30
31 void *svc(void * tt){
32
33 size_t nSentElem = 0;
34 size_t crntTask = 0;
35 size_t nElemChnk = (vWidth + streamLen - 1)/streamLen;
36 while(crntTask < streamLen) {
37 TASK *t = new TASK;
38 t->id = crntTask;
39 t->base = inVec + crntTask * nElemChnk;
40 t->nElemChnk = nElemChnk;
41 t->nPrevTotal = nSentElem;
42 nSentElem += nElemChnk;
43
56
44 if(nSentElem > vWidth) // Cutoff the additional elements
in the last chunk
45 t->nElemChnk -= nSentElem - vWidth;
46
47 crntTask ++;
48 ff_send_out ((void *)t);
49 }
50 return NULL;
51 }
52 };
53
54 class GPU_Stage: public ff_node {
55 private:
56 int *outVec;
57 int *d_vec;
58 size_t vWidth;
59 size_t nStreams;
60 cudaStream_t *streams;
61 size_t threads;
62 size_t blocks;
63
64 public:
65 GPU_Stage(int *outputVec , size_t width , size_t nStreams){
66 outVec = outputVec;
67 vWidth = width;
68 this ->nStreams = nStreams;
69
70 cudaDeviceProp prop;
71 HANDLE_ERROR(cudaGetDeviceProperties (&prop , 0));
72 threads = (prop.maxThreadsPerBlock <= vWidth) ? prop.
maxThreadsPerBlock: vWidth;
73 blocks = (vWidth + threads*nStreams - 1)/( threads *
nStreams);
74 HANDLE_ERROR(cudaMalloc ((void **)&d_vec , sizeof(int) *
vWidth));
75
76 streams = new cudaStream_t[nStreams ];
77
78 for(int i = 0; i < nStreams; i++){
79 HANDLE_ERROR(cudaStreamCreate (& streams[i]));
80 }
81 }
82
83 void *svc(void *task) {
84 TASK *t = (TASK *)task;
85
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86 int i = t->id;
87 size_t offset = t->nPrevTotal; // Current chunk offset
from the base of the input array
88 size_t chnkSize = t->nElemChnk; // Current chunk size in
bytes
89
90 HANDLE_ERROR(cudaMemcpyAsync(d_vec + offset , t->base ,
chnkSize , cudaMemcpyHostToDevice , streams[i]));
91 VectorSquare <<<blocks , threads , 0, streams[i]>>>(d_vec +
offset , vWidth);
92 HANDLE_ERROR(cudaMemcpyAsync(outVec + offset , d_vec +
offset , chnkSize , cudaMemcpyDeviceToHost , streams[
i]));
93
94 delete t;
95 return GO_ON;
96 }
97
98 void svc_end (){
99 for(int i=0; i<nStreams; i++)
100 HANDLE_ERROR(cudaStreamDestroy(streams[i]));
101 delete [] streams;
102 }
103
104 };
105
106 int main(int argc , char *argv []) {
107 if(argc != 4){
108 cerr <<"ERROR. Usage: <"<<argv[0]<<"> <array size is in MB > <
stream count > <perf File >"<<endl;
109 exit(EXIT_FAILURE);
110 }
111 size_t multiplier = atoi(argv [1]);
112 size_t nStreams = atoi(argv [2]);
113 ofstream ofsTmp(argv[3], ios::app);
114
115 size_t width = multiplier * (1<<20);
116
117 if(! ofsTmp){
118 cerr <<"ERROR. Unable to Open Perf File"<<endl;
119 exit(EXIT_FAILURE);
120 }
121
122 int *h_inVec , *h_outVec;
123 HANDLE_ERROR(cudaHostAlloc ((void **)&h_inVec , width * sizeof(
int), cudaHostAllocDefault));
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124 HANDLE_ERROR(cudaHostAlloc ((void **)&h_outVec , width * sizeof(
int), cudaHostAllocDefault));
125
126 for(int i = 0; i < width; i++)
127 h_inVec[i] = 2;
128
129 ff_pipeline pipe;
130 pipe.add_stage(new StreamGenerator(h_inVec , width , nStreams));
131 pipe.add_stage(new GPU_Stage(h_outVec , width , nStreams));
132
133 ffTime(START_TIME);
134 if(pipe.run_and_wait_end () < 0)
135 cerr <<"Error running pipeline !!!"<<endl;
136 ffTime(STOP_TIME);
137 ofsTmp <<nStreams <<"\t"<<pipe.ffTime ()<<endl;
138
139 HANDLE_ERROR(cudaFreeHost(h_inVec));
140 HANDLE_ERROR(cudaFreeHost(h_outVec));
141
142 return 0;
143 }
Lines 8-13 define the structure of a task. Each task has an integer ID; has a
starting address from the input vector, pointed to by base; contains nElemChnk
integers; nPrevTotal specifies the total number of integers contained in all the
tasks sent before the current task.
Line 19-52 define the class StreamGenerator. The class has three data
members: inVec is a pointer to the input integer array, vWidth is the number
of elements in the input array and streamLen denotes the number of tasks that
have to be created from the input data. The constructor StreamGenerator at
line 25 initializes the data members. The function svc() at line 31 generates
streamLen tasks where each task has at most
⌈
vWidth
streamLen
⌉
integers and iteratively
sends out these tasks to the node’s output queue. If streamLen is not a divisor
of vWidth, then streamLen×
⌈
vWidth
streamLen
⌉
> vWidth and this implies the number
of array elements in the last task is greater than what it should be; hence, the if
statement at line 44 cuts off the extra element counts calculated for the last task.
Once all the tasks are created and sent out, there has to be a node which
receives these tasks and perform the intended processing. For this purpose,
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a FastFlow node is defined as in line 54, which is the implementation of the
the second stage in the above 3-stage pipeline. The class GPU Stage has the
data member outVec, a pointer to the output data in the CPU memory; d vec,
a pointer to the output data in the GPU memory; vWidth, the number of
elements in the array; nStreams, the number of tasks; streams, a pointer to
a list of CUDA streams; threads, the number of CUDA threads in a block;
and blocks, the number of blocks the kernel is configured with. Apart from
initializing the data members, the constructor in 65 allocates enough memory
for the input data in the GPU global memory and creates nStreams CUDA
streams. In line 72 , the kernel is configured in such a way the number of
threads in a block is given by
threads = max{vWidth,maxPerBlock}
where maxPerBlock is the maximum number of threads a block can contain
for the specific device architecture. For the synchronous version of the appli-
cation, the number of blocks would have been at most
⌈
vWidth
threads
⌉
but for the
asynchronous version with nStreams CUDA streams it has become at most⌈
vWidth
nStreams×threads
⌉
, as in line 73.
The processing of each task is carried out inside the function svc(). The
function stays ”alive” until it receives an ”End of Stream” signal from the node
StreamGenerator. Upon receiving a task from its input queue, it issues the
host-to-device transfer operation, the kernel launch operation and the device-
to-host transfer operation of the task on its corresponding CUDA stream, as in
line 90 - 92.
Line 106-143 is the listing of the main function. Line 111-113 assign the vari-
ables from the command line argument. Line 122-124 declare and allocate CPU
memory for the input and output vector. Note that CUDA streams require the
host side memory to be a pinned memory, this is achieved by making the API
call cudaHostAlloc(). Line 126-127 initialize the input vector. Line 130-131
declare a 2-stage FastFlow pipeline skeleton. Once the input and output vec-
tors are allocated and the pipeline skeleton is defined, line 133-136 initiate the
execution of the pipeline and time the elapsed time. Finally, any memory area
allocated by a CUDA API has to be freed by its corresponding API, as in line
139-140.
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.2 Vector Reduction Application
The host side code of vector reduction application is virtually identical with
the host side code of the vector squaring application; and hence, the following
simply a listing of the host side code.
1 #include <iostream >
2 #include <fstream >
3 #include <ff/pipeline.hpp >
4 #include <cuda.h>
5 #include <time.h>
6 #include "util.hpp"
7 #include "kernels.hpp"
8
9 typedef struct{
10 size_t id; // Task Id
11 int *base; // The starting address of the task
12 size_t width; // the width of a row in the task
13 size_t count; // Number of rows
14 size_t prevTotalCnt; // The sum of all rows sent in the
previous tasks
15 }TASK;
16
17
18 using namespace ff;
19 using namespace std;
20 class StreamGenerator :public ff_node {
21 private:
22 int *inVecArray; // Array of vectors
23 size_t vWidth , vHeight , streamLen;
24 public:
25 StreamGenerator(int *inVecArray , size_t vWidth , size_t
vHeight , size_t nStreams) {
26 this ->inVecArray = inVecArray;
27 this ->vWidth = vWidth;
28 this ->vHeight = vHeight;
29 streamLen = nStreams;
30 }
31
32 void *svc(void * tt){
33 size_t sentRowCnt = 0;
34 int crntTask = 0;
35 size_t nChnkRows = (vHeight + streamLen - 1) / streamLen;
36 while(crntTask < streamLen) {
37 TASK *t = new TASK;
38
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39 t->id = crntTask;
40 t->base = inVecArray + sentRowCnt * vWidth;
41 t->width = vWidth;
42 t->count = nChnkRows;
43 t->prevTotalCnt = sentRowCnt;
44 sentRowCnt += nChnkRows;
45 if(sentRowCnt > vHeight) // Cutoff the additional rows
in the last chunk
46 t->count -= sentRowCnt - vHeight;
47 crntTask ++;
48 ff_send_out ((void *)t);
49 }
50 return NULL;
51 }
52 };
53 class GPU_Stage: public ff_node {
54 private:
55 int *outArray , *d_inVecArray , *d_outArray;
56 size_t vWidth , vHeight;
57 size_t nStreams;
58 cudaStream_t *streams;
59
60 public:
61 GPU_Stage(int *outArray , size_t vWidth , size_t vHeight ,
size_t nStreams) {
62 this ->outArray = outArray;
63 this ->vWidth = vWidth;
64 this ->vHeight = vHeight;
65 this ->nStreams = nStreams;
66
67 streams = new cudaStream_t[nStreams ];
68 for(int i = 0; i < nStreams; i++){
69 HANDLE_ERROR(cudaStreamCreate (& streams[i]));
70 }
71
72 HANDLE_ERROR(cudaMalloc ((void **)&d_inVecArray , vWidth *
vHeight * sizeof(int)));
73 HANDLE_ERROR(cudaMalloc ((void **)&d_outArray , vHeight *
sizeof(int)));
74 }
75
76 void *svc(void *task) {
77 TASK *t = (TASK *)task;
78 int i = t->id;
79 size_t offset = t->prevTotalCnt * t->width;
80 size_t chnkSize = t->count * t->width * sizeof(int);
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81 cudaDeviceProp prop;
82
83 HANDLE_ERROR(cudaGetDeviceProperties (&prop , 0));
84 size_t threads = (vWidth < prop.maxThreadsPerBlock)?
vWidth:prop.maxThreadsPerBlock;
85 size_t memSize = sizeof(int) * threads;
86
87 HANDLE_ERROR(cudaMemcpyAsync(d_inVecArray + offset , t->
base , chnkSize , cudaMemcpyHostToDevice , streams[i])
);
88 reduction <<<t->count , threads , memSize , streams[i]>>>(
d_inVecArray + offset , d_outArray + t->prevTotalCnt ,
t->width * t->count);
89 HANDLE_ERROR(cudaMemcpyAsync(outArray + t->prevTotalCnt ,
d_outArray + t->prevTotalCnt , t->count * sizeof(int),
cudaMemcpyDeviceToHost , streams[i]));
90
91 delete t;
92 return GO_ON;
93
94 }
95 void svc_end () {
96 HANDLE_ERROR(cudaThreadSynchronize ());
97 for(int i = 0; i < nStreams; i++)
98 HANDLE_ERROR(cudaStreamDestroy(streams[i]));
99 delete [] streams;
100 }
101 };
102
103 int main(int argc , char *argv []) {
104 if(argc != 5){
105 cerr <<"ERROR. Usage: <"<<argv[0]<<"> <vector width > <vector
height > <stream count > <perf file name >" <<endl;
106 exit(EXIT_FAILURE);
107 }
108
109 size_t width = atoi(argv [1]);
110 size_t height = atoi(argv [2]);
111 size_t nStreams = atoi(argv [3]);
112 ofstream fTmp(argv[4], ios::app);
113
114 if(!fTmp){
115 cerr <<"ERROR! Unable to open a file"<<endl;
116 exit(EXIT_FAILURE);
117 }
118
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119 int *inVecArray , *outArray;
120 HANDLE_ERROR(cudaHostAlloc ((void **)&inVecArray , width *
height * sizeof(int), cudaHostAllocDefault));
121 HANDLE_ERROR(cudaHostAlloc ((void **)&outArray , height * sizeof
(int), cudaHostAllocDefault));
122
123 for(int i = 0; i < width*height; i++)
124 inVecArray[i] = 1;
125
126 ff_pipeline pipe;
127 pipe.add_stage(new StreamGenerator(inVecArray , width , height ,
nStreams));
128 pipe.add_stage(new GPU_Stage(outArray , width , height , nStreams
));
129
130 ffTime(START_TIME);
131 if(pipe.run_and_wait_end () < 0)
132 cerr <<"Error running pipeline !!!"<<endl;
133 ffTime(STOP_TIME);
134
135 fTmp <<nStreams <<"\t"<<pipe.ffTime ()<<endl;
136
137 HANDLE_ERROR(cudaFreeHost(inVecArray));
138 HANDLE_ERROR(cudaFreeHost(outArray));
139
140 return 0;
141 }
.3 Substring Search Application
The following is a listing of the host side code of the substring search application,
a brief explanation of some of the lines is given subsequently.
1 #include <iostream >
2 #include <cstring >
3 #include <fstream >
4 #include <ff/pipeline.hpp >
5 #include <cuda.h>
6 #include "util.hpp"
7 #include "kernels.hpp"
8 using namespace std;
9 using namespace ff;
10
11 struct TASK {
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12 int id; // task identifier
13 char *base; // starting address of a task
14 int width; // the length of a string/pattern
15 int count; // Number of strings in a stream
element
16 int prevTotalCnt; // Total number of strings sent in
previous tasks
17 };
18 class StreamGenerator: public ff_node{
19 private:
20 char *strings;
21 char *patterns;
22 int strCount;
23 int patCount;
24 int strLength;
25 int patLength;
26 int streamLen;
27 public:
28 StreamGenerator(char *str , char *pat , int strLen , int strCnt
, int patLen , int patCnt , int nStreams) {
29 strings = str;
30 patterns = pat;
31 strCount = strCnt;
32 strLength = strLen;
33 patCount = patCnt;
34 patLength = patLen;
35 streamLen = nStreams;
36 }
37
38 void* svc(void * tt){
39 int sentStrCnt = 0;
40 int crntTask = 0;
41 int chnkCount = (strCount + streamLen - 1)/streamLen;
42 while(crntTask <= streamLen) {
43 TASK *t = new TASK;
44 if(crntTask == 0) {
45 t->id = crntTask;
46 t->base = patterns;
47 t->width = patLength;
48 t->count = patCount;
49 t->prevTotalCnt = sentStrCnt;
50 }
51 else {
52 t->id = crntTask;
53 t->base = strings + (crntTask -1) * chnkCount *
strLength;
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54 t->width = strLength;
55 t->count = chnkCount;
56 t->prevTotalCnt = sentStrCnt;
57 sentStrCnt += chnkCount;
58 if(sentStrCnt > strCount)// Cut off the extra strings
in the last stream
59 t->count -= sentStrCnt - strCount;
60 }
61 crntTask ++;
62 ff_send_out ((void *)t);
63 }
64 return NULL;
65 }
66 };
67 class GPU_Stage: public ff_node{
68 private:
69 char *d_strings;
70 char *d_patterns;
71 int *h_matches;
72 int *d_matches;
73 int strCount;
74 int strLength;
75 int patCount;
76 int patLength;
77 int nStreams;
78 cudaStream_t *streams;
79 public:
80 GPU_Stage(int *matches , int strLen , int strCnt , int patLen ,
int patCnt , int nStreams) {
81 h_matches = matches;
82 strLength = strLen;
83 strCount = strCnt;
84 patLength = patLen;
85 patCount = patCnt;
86 this ->nStreams = nStreams;
87 streams = new cudaStream_t[nStreams +1]; // Additional
stream for the pattern list
88 }
89
90 int svc_init (){
91 HANDLE_ERROR(cudaMalloc ((void **)&d_strings , strCount*
strLength*sizeof(char)));
92 HANDLE_ERROR(cudaMalloc ((void **)&d_patterns , patCount*
patLength*sizeof(char)));
93 HANDLE_ERROR(cudaMalloc ((void **)&d_matches , strCount*
sizeof(int)));
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94 HANDLE_ERROR(cudaMemset(d_matches , 0, strCount*sizeof(int)
));
95 }
96
97 void* svc(void *task) {
98 TASK *t = (TASK *)task;
99 int i = t->id;
100 size_t patSize = patCount * patLength * sizeof(char);
101 size_t strSize , matchSize , mOffset , sOffset;
102
103 if(i == 0) // The first task is the pattern list
104 HANDLE_ERROR(cudaMemcpyAsync(d_patterns , t->base ,
patSize , cudaMemcpyHostToDevice , streams[i]));
105 else{
106 sOffset = t->prevTotalCnt * t->width;
107 strSize = t->count * t->width;
108 mOffset = t->prevTotalCnt;
109 matchSize = t->count * sizeof(int);
110
111 HANDLE_ERROR(cudaMemcpyAsync(d_strings + sOffset , t->
base , strSize , cudaMemcpyHostToDevice , streams[i]));
112 PatternMatch_global <<<t->count , patCount , 0, streams[i
]>>>(d_strings + sOffset , d_patterns , d_matches +
mOffset , strLength , patLength);
113 HANDLE_ERROR(cudaMemcpyAsync(h_matches + mOffset ,
d_matches + mOffset , matchSize ,
cudaMemcpyDeviceToHost , streams[i]));
114 }
115
116 return GO_ON;
117 }
118
119 void svc_end () {
120
121 HANDLE_ERROR(cudaThreadSynchronize ());
122 for(int i = 0; i <= nStreams; i++)
123 HANDLE_ERROR(cudaStreamDestroy(streams[i]));
124
125 delete [] streams;
126
127 HANDLE_ERROR(cudaFree(d_strings));
128 HANDLE_ERROR(cudaFree(d_patterns));
129 HANDLE_ERROR(cudaFree(d_matches));
130 }
131 };
132
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133 int main(int argc , char *argv []) {
134 if(argc != 6){
135 cout <<"ERROR. Usage: <"<<argv[0]<<"> <string file name > <
pattern file name > <output file name > <stream count > <
perf file name >"<<endl;
136 return -1;
137 }
138
139 int strLen , patLen , strCount , patCount , nStreams;
140 ifstream strFile(argv [1]);
141 ifstream patFile(argv [2]);
142 ofstream ffOut(argv[3], ios::trunc);
143 nStreams = atoi(argv [4]);
144 ofstream ofs(argv[5], ios::app);
145
146 strFile >>strCount >>strLen;
147 strFile.seekg(1, ios::cur);
148 patFile >>patCount >>patLen;
149 patFile.seekg(1, ios::cur);
150
151 size_t strSize = strCount * strLen * sizeof(char);
152 size_t patSize = patCount * patLen * sizeof(char);
153 size_t matchSize = strCount * sizeof(int);
154
155 int *h_Matches;
156 char *h_Pat , *h_Str;
157
158 HANDLE_ERROR(cudaMallocHost ((void **)&h_Matches , matchSize));
159 HANDLE_ERROR(cudaMallocHost ((void **)&h_Pat , patSize));
160 HANDLE_ERROR(cudaMallocHost ((void **)&h_Str , strSize));
161
162 readString(strFile , h_Str , strLen , strCount);
163 readString(patFile , h_Pat , patLen , patCount);
164
165 ff_pipeline pipe;
166 pipe.add_stage(new StreamGenerator(h_Str , h_Pat , strLen ,
strCount , patLen , patCount , nStreams));
167 pipe.add_stage(new GPU_Stage(h_Matches , strLen , strCount ,
patLen , patCount , nStreams));
168
169 ffTime(START_TIME);
170 if(pipe.run_and_wait_end () < 0)
171 cerr <<"Error running pipeline !!!"<<endl;
172 ffTime(STOP_TIME);
173
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174 cout <<endl <<nStreams <<"\t"<<pipe.ffTime ()<<"ms\t"<<ffTime(
GET_TIME)<<"ms"<<endl;
175 ofs <<nStreams <<"\t"<<pipe.ffTime ()<<endl;
176
177 writeMatrix(ffOut , h_Matches , strCount , 1);
178 HANDLE_ERROR(cudaFreeHost(h_Matches));
179 HANDLE_ERROR(cudaFreeHost(h_Str));
180 HANDLE_ERROR(cudaFreeHost(h_Pat));
181
182 return 0;
183 }
A task in this application refers to a set strings derived from the input string
list or substring list. In line 11-17 the task structure is defined. A task has an
id, id; a starting address of the task from the input data, base; the number of
characters in a string, width; the number of strings in the task, count; and the
total number of strings sent in all the previous tasks, prevTotalCnt.
The class StreamGenerator in line 18 publicly inherits from the FastFlow
class ff node. The class has seven data members, a pointer to the input string
list, strings; a pointer to the input substring list, patterns; the number of
strings in the string list, strCount; the number of substrings in the substring
list, patCount; the length of a string, strLength; the length of a substring,
patLength; and the number of tasks, streamLen. The constructor in line 28
initializes the data members. The function svc in line 38 generates the in-
put tasks from the input data. streamLen tasks are generated from the string
list and the substring list is treated as an additional task. The number of
strings in a task is defined in line 41 as
⌈
strCount
streamLen
⌉
, but it may be the case that
nStreams ×
⌈
strCount
streamLen
⌉
> strCount, leading to excess string count in the last
task than it could possibly hold; hence, the if statement in line 58 trims the
last task.
Line 67 defines the class GPU Stage which is the implementation of stream
processing. The class has ten data members, most of which are identical with
the data members of StreamGenerator class. d strings and d patterns point
to the string list and the substring list in the GPU global memory, respectively.
h matches and d matches are pointers to the output data in the host memory
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and the device memory, respectively. streams is a pointer to the list of CUDA
streams. The constructor in line 80 initializes the data members. The function
init svc() allocates the memory space for the input and output data in the de-
vice memory space. Upon receiving each task from the node StreamGenerator,
the function svc() initiates the host-to-device memory copy of the input task,
launches the kernel, and finally initiates the device-to-host memory copy for
the output task. Just before the application terminates, dynamically allocated
memory spaces, both in the host address space and the device address space,
have to deallocated by the corresponding APIs, and this is what is being done
inside the function svc end().
The main function does not need any explanation as it is almost exactly
identical with main function of the vector reduction application.
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